The KSZMNX offers the industry-standard GMII/MII Media Independent Interface (GMII) is compliant to the IEEE Specification. Dave Fifield [email protected] GMII Electrical Specification IEEE Interim Meeting, San Diego, January N. Interface) for connection to GMII/MII MACs in Gigabit . Clarified power cycling specification to have all supply voltages to the KSZMNX.

Author: Murg Meztiktilar
Country: El Salvador
Language: English (Spanish)
Genre: Life
Published (Last): 16 May 2007
Pages: 199
PDF File Size: 18.72 Mb
ePub File Size: 10.79 Mb
ISBN: 410-2-55727-405-8
Downloads: 54783
Price: Free* [*Free Regsitration Required]
Uploader: Jutilar

These registers can be used to configure the device say “only gigabit, full duplex”, spefification “only full duplex” or can be used to determine the current operating mode. By using this site, you agree to the Terms of Use and Privacy Policy. When no clock can be recovered i.

This page was last edited on 19 Novemberat Retrieved from ” https: For this reason, the reduced media independent interface was developed. Reference clock may be an input on both devices from an external clock source, or may be driven from the MAC to the PHY. The original MII transfers network data using 4-bit nibbles in each direction 4 transmit data bits, 4 receive data bits.

Four things were changed compared to the MII standard to achieve this:. At power up, using autonegotiationthe PHY usually adapts to whatever it is connected to unless settings are altered via the MDIO interface.

Retrieved 20 April Given trends in the semiconductor industry and the fact that both ICs are usually on the same board, lack of 5 V tolerance is probably very common, and chips that actually drive 5 V are probably even rarer. The MAC may omit the signal if it has no use for this functionality, in which case the signal should be tied low for the PHY.


Media-independent interface

From Wikipedia, the free encyclopedia. This may be used to abort a frame when some problem is detected after transmission has already started. Typically used for on-chip connections; in chip-to-chip usage mostly replaced by XAUI. At least the standard says the signals need not be treated as transmission lines. The receive clock is recovered from the incoming signal during frame reception.

This interface requires 9 signals, versus MII’s However, at 1 ns edge rates a trace longer than about 2. This means a slight specifjcation of the definition of CRS: Current revisions of IEEE Views Read Edit View history. This arrangement allows the MAC to operate without having to be aware of the link speed. Carrier sense is high when transmitting, receiving, or the medium is otherwise sensed as being in use.

Media-independent interface – Wikipedia

For receive, two data values are defined: The original MII design has been extended to support reduced signals and increased speeds. This requires the PCB to be designed to add a 1. Ethernet Computer buses Serial buses. Some of the preamble nibbles may be lost. More recently, raising transmit error outside frame transmission is used to indicate the transmit data lines are being used for special-purpose signalling.


It contains a bitmask with the following meaning: There are 32 addresses, each containing 16 bits. Source-synchronous clocking is used: If a collision is detected, COL also goes high while the collision persists. The transmit enable signal is held high during frame transmission and low when the transmitter is idle. Received clock signal recovered from incoming received data.

Drivers should be able to drive 25 pF of capacitance which allows for PCB traces up to 0. The first specificatoon addresses have a defined usage, [7] while the others are device specific. Ethernet family of local area network technologies.

Transmit and receive path each use one differential pair for data and another differential pair for clock. Archived from the original on The management interface controls the behavior of the PHY.

Input high threshold is 2. The RMII signals are treated as lumped signals rather than transmission lines; no termination or controlled impedance is necessary; output drive and thus slew rates need to be as slow as possible rise times from 1—5 ns to permit this.

As such it consists of a preamble, start frame delimiter, Ethernet headers, protocol specific data and a cyclic redundancy check CRC. The receiver clock is much simpler, with only one clock, which is recovered from the incoming data.